

1/8




FIG. 1
(PRIOR ART)




FIG. 2
(PRIOR ART)

2/8




FIG. 3




FIG. 4




FIG. 5

4/8




FIG. 6

5/8

STATES OF VALID
CYCLE COUNTER

CURRENT STATE	INPUT SIGNALS	waitOutLock SIGNAL	NEXT STATE	OUTPUT VALUES
0 0 1	0 0 0	X	0 0 1	0 0 1
0 0 1	0 0 1	X	0 0 1	0 0 1
0 0 1	0 1 0	X	0 1 0	0 0 1
0 0 1	0 1 1	X	0 1 0	0 0 1
0 0 1	1 0 0	X	0 0 1	0 0 1
0 0 1	1 0 1	X	0 0 1	0 0 1
0 0 1	1 1 0	X	0 1 0	0 0 1
0 0 1	1 1 1	X	0 1 0	0 0 1
0 1 0	0 0 0	X	0 1 0	0 1 0
0 1 0	0 0 1	X	NOT POSSIBLE	0 1 0
0 1 0	0 1 0	X	NOT POSSIBLE	0 1 0
0 1 0	0 1 1	X	NOT POSSIBLE	0 1 0
0 1 0	1 0 0	X	1 0 0	0 1 0
0 1 0	1 0 1	X	NOT POSSIBLE	0 1 0
0 1 0	1 1 0	X	NOT POSSIBLE	0 1 0
0 1 0	1 1 1	X	NOT POSSIBLE	0 1 0
1 0 0	0 0 0	0	1 0 0	1 0 0
1 0 0	0 0 1	0	1 0 0	1 0 0
1 0 0	0 1 0	0	NOT POSSIBLE	1 0 0
1 0 0	0 1 1	0	NOT POSSIBLE	1 0 0
1 0 0	1 0 0	0	1 0 0	1 0 0
1 0 0	1 0 1	0	0 0 1	1 0 0
1 0 0	1 1 0	0	NOT POSSIBLE	1 0 0
1 0 0	1 1 1	0	NOT POSSIBLE	1 0 0
1 0 0	0 0 0	1	0 1 0	1 0 0
1 0 0	0 0 1	1	0 1 0	1 0 0
1 0 0	0 1 0	1	NOT POSSIBLE	1 0 0
1 0 0	0 1 1	1	NOT POSSIBLE	1 0 0
1 0 0	1 0 0	1	1 0 0	1 0 0
1 0 0	1 0 1	1	0 0 1	1 0 0
1 0 0	1 1 0	1	NOT POSSIBLE	1 0 0
1 0 0	1 1 1	1	NOT POSSIBLE	1 0 0

waitForLock
noLock
lock

validCycle (42)
noValidCyc
fullCount

waitForLock
noLock
lock

waitForLock
noLock
lock

FIG. 7

6/8





FIG. 8

7/8






FIG. 10